



# Front Panel I/O Connectivity Design Guide

*February 2005*

*Version 1.3*

*Order Number A29286-005*

# Revision History

---

Revision	Revision History	Date
1.3	<p>Updated:</p> <ul style="list-style-type: none"><li>• Lead free part numbers where available</li></ul> <p>Added:</p> <ul style="list-style-type: none"><li>• 1394B header mechanical information and pin out assignment</li><li>• Front Panel 1394b header definition.</li><li>• Color coding 1394A vs. 1394B headers.</li><li>• 1394 cable spec for inclusion in 1394 documentation</li><li>• Warning regarding need to change the configuration of a 1394B port when a 1394A dongle is plugged in.</li><li>• USB shrouded header with key slot</li><li>• 1394 shrouded header with key slot</li><li>• Header port to cable I/O chart</li></ul>	February 2005
1.2	<p>Updated:</p> <ul style="list-style-type: none"><li>• Front Panel Audio Cable Cross Section drawing</li><li>• Audio Cable Wiring Diagram drawing</li><li>• URL links under Design Specifications</li><li>• USB Connectors section under Front Panel High Speed Serial Bus</li></ul> <p>Added:</p> <ul style="list-style-type: none"><li>• Front Panel Audio and Intel® High Definition Audio (Intel® HD Audio); text, tables, and drawings</li><li>• Dual and Single Port USB cable information, text, tables, and drawings</li></ul>	July 2004
1.1	<p>Updated:</p> <ul style="list-style-type: none"><li>• Audio Cable Cross-Section drawing</li><li>• Audio Cable Wiring diagram</li><li>• Front panel connector pinout</li><li>• Front panel, USB, and rear panel connectors pin descriptions</li><li>• Specification references</li></ul> <p>Added:</p> <ul style="list-style-type: none"><li>• Audio pull-up resistor information</li><li>• Fuse and filtering notes</li><li>• Manufacturer's part numbers</li><li>• "Top/bottom/ outside view" to graphics</li></ul>	December 2002
1.0	Initial release.	October 2000

## **IMPORTANT INFORMATION AND DISCLAIMERS**

INTEL CORPORATION (AND ANY CONTRIBUTOR) IS PROVIDING THIS INFORMATION AS A CONVENIENCE AND ACCORDINGLY MAKES NO WARRANTIES WITH REGARD TO THIS DOCUMENT OR PRODUCTS MADE IN CONFORMANCE WITH THIS DOCUMENT.

THIS DOCUMENT IS PROVIDED "AS IS" AND INTEL DISCLAIMS ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTY OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE. IN ADDITION, INTEL (AND ANY CONTRIBUTOR) DOES NOT WARRANT OR REPRESENT THAT THIS DOCUMENT OR ANY PRODUCTS MADE IN CONFORMANCE WITH IT WILL OPERATE IN THE INTENDED MANNER, ARE FREE FROM ERRORS OR DEFECTS, OR ARE SAFE FOR USE FOR ITS INTENDED PURPOSE. ANY PERSON USING THIS DOCUMENT OR MAKING, USING, OR SELLING PRODUCTS IN CONFORMANCE WITH THIS DOCUMENT DOES SO AT HIS OR HER OWN RISK.

INTEL DISCLAIMS ALL LIABILITY ARISING FROM OR RELATED TO USE OR IMPLEMENTATION OF THE INFORMATION PROVIDED IN THIS DOCUMENT, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHTS RELATING TO THE INFORMATION OR THE IMPLEMENTATION OF INFORMATION IN THIS DOCUMENT. INTEL DOES NOT WARRANT OR REPRESENT THAT SUCH DEVICES OR IMPLEMENTATION WILL NOT INFRINGE SUCH RIGHTS.

INTEL IS NOT OBLIGATED TO PROVIDE ANY SUPPORT, INSTALLATION OR OTHER ASSISTANCE WITH REGARD TO THE INFORMATION OR PRODUCTS MADE IN ACCORDANCE WITH IT. THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE.

THE INFORMATION REFERRED TO IN THIS DOCUMENT IS INTENDED FOR STANDARD COMMERCIAL USE ONLY. CUSTOMERS ARE SOLELY RESPONSIBLE FOR ASSESSING THE SUITABILITY OF THE INFORMATION FOR USE IN PARTICULAR APPLICATIONS. THE INFORMATION IS NOT INTENDED FOR USE IN CRITICAL CONTROL OR SAFETY SYSTEMS, MEDICAL OR LIFE SAVING APPLICATIONS, OR IN NUCLEAR FACILITY APPLICATIONS.

NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED HEREIN.

Intel and Pentium are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © Intel Corporation 2000-2005.



# Preface

---

This guide describes connection and mechanical recommendations for all main boards having internal connectors requiring external connection. Recommendations include (among others): front panel I/O header pin-out definition, chassis I/O aperture size, I/O interface board dimensions and motherboard to front panel board I/O cable shielding and size. Front panel I/O legacy connectors, internal legacy and legacy-free connectors are also addressed. Specific to front panel I/O the goal is for any particular setup of main board, interface board, interface cable and chassis that meets the pinout and physical dimension recommendations of this design guide will be physically compatible with another setup that also meets the requirements of this design guide. Environmental and electrical compatibility testing should be conducted for all designs arising from use of this design guide.

## Intended Audience

The guide is intended to provide detailed, technical information to vendors, system integrators, and other engineers and technicians who need this level of information. It is specifically *not* intended for general audiences.

## What This Document Contains

Chapter	Description
1	Supporting Documentation
2	Front Panel Legacy I/O
3	Front Panel High Speed Serial Bus
4	Cabling Design Guidelines
5	Interface Board Design Guidelines
6	Chassis and I/O Shield Guidelines
7	Internal Legacy Connectors (Reference)
8	Internal Legacy-Free Connectors (Reference)

## Typographical Conventions

This section contains information about the conventions used in this guide. Not all of these symbols and abbreviations appear in all guides of this type.

### Notes, Cautions, and Warnings



#### NOTE

*Notes call attention to important information.*



#### CAUTION

*Cautions are included to help you avoid damaging hardware or losing data.*



#### WARNING

*Warnings indicate conditions, which if not observed, can cause personal injury.*

### Other Common Notation

#	Used after a signal name to identify an active-low signal (such as USBP0#)
(NxnX)	When used in the description of a component, N indicates component type, xn are the relative coordinates of its location on the board, and X is the instance of the particular part at that general location. For example, J5J1 is a connector, located at 5J. It is the first connector in the 5J area.
KB	Kilobyte (1024 bytes)
Kbit	Kilobit (1024 bits)
MB	Megabyte (1,048,576 bytes)
Mbit	Megabit (1,048,576 bits)
GB	Gigabyte (1,073,741,824 bytes)
xxh	An address or data value ending with a lowercase h indicates a hexadecimal value.
x.x V	Volts. All voltages are DC unless otherwise specified.

# Contents

---

## 1 Supporting Documentation

1.1	Online Support .....	11
1.2	Design Specifications .....	12
1.3	Recommended Roles of Suppliers.....	14
1.3.1	Chassis Supplier.....	14
1.3.2	Motherboard Manufacturer or Chassis Supplier .....	14
1.3.3	Third-Party Interface Board Supplier .....	14

## 2 Front Panel Legacy I/O

2.1	Introduction .....	15
2.2	Switch/LED and IR Connectors.....	15
2.2.1	Usage Models.....	15
2.2.2	Switch/LED Connector Features .....	16
2.2.3	IR Connector Features .....	17
2.2.4	Header Design.....	17
2.2.5	Pin Assignments .....	18
2.3	Front Panel Audio .....	19
2.3.1	Usage Model .....	19
2.3.2	Features .....	19
2.3.3	Audio Design Considerations .....	19
2.3.4	AC'97 Audio.....	19
2.3.5	Intel® High Definition Audio.....	22

## 3 Front Panel High Speed Serial Bus

3.1	Introduction .....	27
3.2	USB Connectors .....	27
3.2.1	Usage Model .....	27
3.2.2	Features .....	27
3.2.3	Dual Port USB Header .....	28
3.2.4	Dual Port USB Header Pin Assignments.....	28
3.2.5	Single Port USB Header .....	28
3.2.6	Single Port USB Header Pin Assignments .....	29
3.2.7	Dual USB Header Usage.....	29
3.2.8	Electrical Considerations .....	29
3.3	IEEE-1394 Connector .....	31
3.3.1	Usage Model .....	31
3.3.2	Features .....	31
3.3.3	1394 Header Design.....	32
3.3.4	Pin Assignments.....	32

## 4 Cabling Design Guidelines

4.1	Introduction .....	35
4.2	Switch/LED Cable .....	35
4.3	Front Panel Audio Cable .....	36
4.3.1	Introduction.....	36
4.3.2	Cable Drawings .....	36
4.4	USB Cabling (Motherboard to I/O Interface Board) .....	39
4.4.1	Introduction.....	39
4.4.2	Cable Drawings .....	39
4.5	IEEE1394 Cabling (Motherboard to I/O Interface Board).....	43
4.5.1	Introduction.....	43
4.5.2	Cable Drawings .....	44

## 5 Interface Board Design Guidelines

5.1	Introduction .....	49
5.2	Front Panel I/O Interface Board Dimensions .....	51

## 6 Chassis and I/O Shield Guidelines

6.1	Introduction .....	53
6.2	Front Panel I/O Board Placement .....	53
6.3	Front Panel I/O Reference Designs .....	56
6.3.1	I/O Shield Reference Design .....	56
6.3.2	Housing Reference Design.....	58
6.3.3	Housing and Shield Assembly Reference Design .....	59
6.3.4	Supporting Structure Reference Design.....	60
6.3.5	Supporting Structure and Shield Reference Design.....	61

## 7 Internal Legacy Connectors (Reference)

7.1	Introduction .....	63
7.2	Serial-WHQL Debug Connector.....	63
7.2.1	Header Design.....	63
7.2.2	Pin Assignments.....	64
7.3	Parallel Port Connectors .....	64
7.3.1	Rear Panel Connector .....	64
7.3.2	Stake-Pin Connector .....	66

## 8 Internal Legacy-Free Connectors (Reference)

8.1	Introduction .....	67
8.2	LPC (Low Pin Count) Debug Connector .....	67
8.2.1	Usage Model .....	67
8.2.2	Features .....	68
8.2.3	Header Design.....	69
8.2.4	Pin Assignments.....	71
8.2.5	LPC Debug Connector Pin Assignments.....	72

## Figures

1. Front Panel Switch/LED and IR Headers (Top View) .....	17
2. AC'97 Front Panel Dongle Schematic .....	20
3. Front Panel Audio Header (Top View) .....	21
4. Intel® HD Audio - Analog Front Panel Header.....	23
5. Intel® HD Audio Front Panel Analog Header Motherboard Schematic.....	24
6. Intel® HD Audio Front Panel Dongle Implementation .....	25
7. Dual Port USB Header (Top View) .....	28
8. Front Panel Single Port USB Header (Top View) .....	29
9. Front Panel IEEE-1394A/B Connector (Top View) .....	32
10. Switch/LED Cable .....	35
11. Front Panel Audio Cable Dimensions .....	36
12. Front Panel Audio Cable Cross-Section .....	37
13. Audio Cable Wiring Diagram.....	37
14. Dual Port USB Cable Cross Section .....	39
15. Dual Port USB Cable Wiring Diagram .....	40
16. Dual USB Cable Diagram .....	40
17. Single Port USB Cable Cross Section .....	41
18. Single Port USB Cable Wiring Diagram.....	41
19. Dual USB Cable Diagram .....	42
20. Single Port IEEE 1394A/B Cable Cross Section.....	44
21. IEEE 1394A/B Cable Wiring Diagram.....	44
22. IEEE 1394A/B Cable Diagram .....	45
23. Front Panel I/O Aperture and Interface Board Placement Recommendations .....	49
24. Front Panel I/O Interface Board Placement Recommendations .....	50
25. Front Panel I/O Board Dimensions (Top and Front Views).....	52
26. Front Panel I/O Board Dimensions (Bottom View).....	52
27. Front Panel I/O Aperture and Interface Board Placement Recommendations .....	55
28. Front Panel I/O Interface Board Placement Recommendations .....	55
29. Front Panel I/O Shield Reference Design.....	56
30. I/O Shield Reference Design .....	57
31. Front Panel I/O Housing Reference Design.....	58
32. Front Panel I/O Housing and Shield Assembly Reference Design .....	59
33. Front Panel I/O Interface Board Support Structure Reference Design .....	60
34. Front Panel I/O Board Support Structure Reference Design .....	61
35. Serial-WHQL Debug Connector (Top View) .....	63
36. Motherboard Footprint for the Parallel Port Rear Panel Connector (Bottom View).....	64
37. Parallel Port Rear Panel Connector (Outside View) .....	64
38. LPC Debug Connector Dimensions .....	70
39. LPC Debug Connector Hole Layout.....	70
40. LPC Debug Connector Keep-Out Zone .....	71
41. LPC Debug Connector Pin Numbering .....	71

## Tables

1. Specifications and Design Guidelines .....	12
2. States for a Single-Color Power LED .....	16
3. States for a Dual-Color Power LED .....	16
4. IR Front Panel Electrical Connection .....	18
5. Switch/LED Front Panel Electrical Connection .....	18
6. AC'97 Front Panel Audio Header Signal Names .....	21
7. Intel® HD Audio Front Panel Analog Header Signal Names .....	22
8. Dual Port USB Header Pin Assignments .....	28
9. Single Port USB Header Pin Assignments .....	29
10. Front Panel IEEE-1394A Connector .....	32
11. Front Panel IEEE-1394B Connector .....	32
12. Header Port to Cable I/O Board Configuration Chart .....	33
13. Front Panel Audio Cable and Connector Pin Assignments .....	37
14. Audio Cable Construction Recommendations .....	38
15. Additional Audio Cable Recommendations .....	38
16. Dual Port USB Cable and Connector Pin Assignments .....	40
17. Dual Port USB Cable Material List .....	41
18. Single Port USB Cable and Connector Pin Assignments .....	42
19. Single Port USB Cable Material List .....	42
20. USB Cable Recommendations .....	43
21. IEEE 1394A Cable and Connector Pin Assignments .....	45
22. IEEE 1394B Cable and Connector Pin Assignments .....	46
23. Header Port to Cable I/O Board Configuration Chart .....	46
24. IEEE 1394A/B Material List .....	47
25. Serial-WHQL Debug Connector .....	64
26. Parallel Port Rear Panel Connector (Centronics Standard) .....	65
27. Parallel Port Stake-Pin Connector .....	66
28. LPC Debug Connector Features .....	69
29. LPC Debug Connector Pin Assignment .....	72

# 1 Supporting Documentation

---

## What This Chapter Contains

1.1	Online Support .....	11
1.2	Design Specifications .....	12
1.3	Recommended Roles of Suppliers.....	14

## 1.1 Online Support

Find information about Intel® motherboards under “Product” at these World Wide Web sites:

*<http://www.intel.com/design/motherbd>*

*<http://support.intel.com/support/motherboards/desktop>*

Find processor data sheets at this World Wide Web site:

*<http://appzone.intel.com/literature/index.asp>*

Find information about the ICH addressing at this World Wide Web site:

*<http://developer.intel.com/design/chipsets/datashts/>*

Find information about USB testing and compatibility at this World Wide Web site:

*<http://www.usb.org>*

Find information about USB 2.0 that can be downloaded from the USB- web site:

*<http://www.usb.org/developers/usb20>*

Find a white paper describing the signal quality compliance testing procedures for USB low speed and full speed signaling at:

*<http://www.usb.org/developers/compliance/>*

Find a design guide for integrating a discrete USB 2.0 host controller onto a four-layer desktop motherboard at:

*<http://developer.intel.com/technology/usb/techlit.htm>*

Find information about IEEE 1394 that can be downloaded from the IEEE web site:

*<http://www.IEEE.org>*

## 1.2 Design Specifications

Table 1 lists the specifications applicable to the signals present on the front panel connectors.

**Table 1. Specifications and Design Guidelines**

Reference Name	Specification Title	Version, Revision Date, and Ownership	The information is available from...
AC '97	<i>Audio Codec '97</i>	Version 2.3, April, 2002 Intel Corporation.	<a href="http://developer.intel.com/ial/scalableplatforms/audio/index.htm">http://developer.intel.com/ial/scalableplatforms/audio/index.htm</a>
ACPI	<i>Advanced Configuration and Power interface Specification</i>	Version 2.0a, March 30, 2002 Compaq* Computer Corporation, Intel Corporation, Microsoft* Corporation, Phoenix Technologies*, LTD, and Toshiba* Corporation.	<a href="http://www.acpi.info/spec.htm">http://www.acpi.info/spec.htm</a>
APM	<i>Advanced Power Management BIOS Interface Specification</i>	Version 1.2, February 1996, Intel Corporation, Microsoft Corporation.	<a href="http://www.microsoft.com/whdc/archive/amp_12.msp">http://www.microsoft.com/whdc/archive/amp_12.msp</a>
ATA-3	<i>Information Technology - AT Attachment-3 Interface, X3T10/2008D</i>	Version 6, October 1995, ASC X3T10 Technical Committee	<a href="http://www.t13.org">http://www.t13.org</a>
ATAPI	<i>Information Technology AT Attachment with Packet Interface Extensions T13/1153D</i>	Version 18, August 19, 1998, Contact: T13 Chair, Seagate Technology*	<a href="http://www.t13.org">http://www.t13.org</a>
ATX	<i>ATX Specification</i>	Version 2.01, February 1997, Intel Corporation.	<a href="http://developer.intel.com/design/motherbd/atx.htm">http://developer.intel.com/design/motherbd/atx.htm</a>
IEEE† 1394	<i>IEEE-1394</i>	08-17-98	<a href="http://www.1394ta.org/Technology/Specifications/index.htm">http://www.1394ta.org/Technology/Specifications/index.htm</a>
OHCI	<i>OpenHCI Specification</i>	Release 1.0a 09/14/99 Compaq Computer Corporation Microsoft Corporation National Semiconductor*, Inc.	<a href="ftp://ftp.compaq.com/pub/supportinformation/papers/hcir1_0a.pdf">ftp://ftp.compaq.com/pub/supportinformation/papers/hcir1_0a.pdf</a>
PC-99	<i>PC 99 System Design Guide</i>	Revision 36	<a href="http://www.intel.com/technology/easeofuse/technotes/spec.htm">http://www.intel.com/technology/easeofuse/technotes/spec.htm</a>
Plug and Play	<i>Plug and Play BIOS specification</i>	Version 1.0a, May 5, 1994, Compaq Computer Corp., Phoenix Technologies Ltd., and Intel Corporation.	<a href="http://www.microsoft.com/hwdev/tech/pnp/default.asp">http://www.microsoft.com/hwdev/tech/pnp/default.asp</a>

continued

**Table 1. Specifications and Design Guidelines** (continued)

Reference Name	Specification Title	Version, Revision Date, and Ownership	The information is available from...
UHCI	<i>Universal Host Controller Interface Design Guide</i>	Version 1.1, March 1996, Intel Corporation.	<a href="http://developer.intel.com/design/USB/UHCI11D.htm">http://developer.intel.com/design/USB/UHCI11D.htm</a>
USB	<i>Universal Serial Bus Specification</i>	Version 1.1, September 23, 1998, Compaq Computer Corporation, Intel Corporation, Microsoft Corporation, and NEC.  (This specification is superseded by the USB 2.0 Specification and should only be used for historical reference.)	Search for the information at either: <a href="http://www.usb.org/">http://www.usb.org/</a> or <a href="http://www.usb.org/developers/docs/">http://www.usb.org/developers/docs/</a>
	<i>Universal Serial Bus Specification</i>	Version 2.0, April 27, 2000 Compaq Computer Corporation, Hewlett-Packard* Co., Intel Corporation, Lucent* Technologies, Inc, Microsoft Corporation, NEC*, and Philips*.	<a href="http://www.usb.org/developers/docs/">http://www.usb.org/developers/docs/</a>
	USB 2.0 Platform Design Guideline	Version 1.0	See below**
WfM	<i>Wired for Management Baseline</i>	Version 2.0, December 18, 1998, Intel Corporation	<a href="http://www.intel.com/labs/manage/wfm/wfmspecs.htm">http://www.intel.com/labs/manage/wfm/wfmspecs.htm</a>

\*\* The *USB 2.0 Platform Design Guideline, Rev. 1.0* provides guidelines for integrating a discrete USB 2.0 host controller onto a four-layer desktop motherboard. The material covered can be separated into three main categories:

- Board design guidelines
- EMI/ESD guidelines
- Front panel USB guidelines

The *USB 2.0 Platform Design Guideline* also covers some background information on the routing experiments and testing performed to validate the feasibility of 480 Mbits per second on an actual motherboard. Finally, it contains a design checklist that lists each design recommendation described in the document.

USB 1.1 drop/droop testing may be available at: <http://www.usb.org/developers/>

USB 1.1 signal quality testing may be available at: <http://www.usb.org/developers/>

## 1.3 Recommended Roles of Suppliers

### 1.3.1 Chassis Supplier

The chassis supplier should provide the front panel I/O board support structure and attachment screws. Screws may not be necessary if a support structure implementing an I/O board with the “snap-in” feature is used. A filler panel (or panels) to close-up the opening in the chassis and bezel should also be provided in the event that the front panel I/O board feature is not used by a particular customer.

### 1.3.2 Motherboard Manufacturer or Chassis Supplier

The motherboard manufacturer or chassis supplier should provide the interface board and the following items:

- Interface cable(s)
- Front panel I/O shield
- Appropriate decorative plastic sticker to cover any unused ports in the I/O shield

The motherboard manufacturer or chassis supplier should test the interface board and cable(s) with the motherboard to ensure compatibility.

### 1.3.3 Third-Party Interface Board Supplier

A generic interface board provided by a third-party vendor may not function correctly with a particular motherboard. If a third-party supplier’s interface board is to be used, the motherboard manufacturer should conduct testing to ensure the motherboard’s compatibility.

## 2 Front Panel Legacy I/O

---

### What This Chapter Contains

2.1	Introduction .....	15
2.2	Switch/LED and IR Connectors.....	15
2.3	Front Panel Audio .....	19

### 2.1 Introduction

This chapter contains feature descriptions of the signals assigned to the 2x3-pin and 2x5-pin front panel I/O connectors. This chapter also contains electrical connection information.

This guide does not specify designs for MIDI and diskette drive connectors. These interface types are stable and well documented. Furthermore, as legacy reduction progresses, the functions of these connectors will be assumed by newer interfaces such as USB.



#### CAUTION

*Voltages supplied to the front panel connector such as VCC (+5 V) are not overcurrent protected and should connect only to devices inside the computer's chassis. Do not use these connectors to power devices external to the computer's chassis. A fault in the load presented by an external device could cause damage to the computer, the interconnecting cable, and the external device itself. It is strongly recommended that power provided to the external connector shall always implement overcurrent protection.*

### 2.2 Switch/LED and IR Connectors

#### 2.2.1 Usage Models

##### 2.2.1.1 Switch/LED Connector

The 2x5-pin front panel connector's design supports the switch/LED compatibility among multiple motherboard-chassis combinations. See Figure 1 for header pin layout and function.

##### 2.2.1.2 IR Connector

Figure 1 also shows the 2x3-pin front panel connector's IrDA<sup>+</sup> feature that supports wireless line-of-sight peripherals such as remote controls for internal DVD drives, and IR keyboard and mouse devices.



#### NOTE

*The IrDA connector configuration described here may also be used to support consumer IR.*

## 2.2.2 Switch/LED Connector Features

### 2.2.2.1 Hard Drive Activity LED

Connecting pins 1 and 3 to a front panel mounted LED provides visual indication that data is being read from or written to the hard drive. For the LED to function properly, an IDE drive should be connected to the onboard IDE interface. The LED will also show activity for devices connected to the SCSI (hard drive activity LED) connector.

### 2.2.2.2 Power / Sleep / Message Waiting LED

Connecting pins 2 and 4 to a single- or dual-color, front panel mounted LED provides power on/off, sleep, and message waiting indication. Table 2 shows the possible states for a single-color LED. Table 3 shows the possible states for a dual-color LED.

### 2.2.2.3 Reset Switch

Supporting the reset function requires connecting pins 5 and 7 to a momentary-contact switch that is normally open. When the switch is closed, the board resets and runs POST.

### 2.2.2.4 Power Switch

Supporting the power on/off function requires connecting pins 6 and 8 to a momentary-contact switch that is normally open. The switch should maintain contact for at least 50 ms to signal the power supply to switch on or off. The time requirement is due to internal debounce circuitry. After receiving a power on/off signal, at least two seconds elapses before the power supply recognizes another on/off signal.

**Table 2. States for a Single-Color Power LED**

LED State	Description	ACPI State
Off	Sleeping or power off (not running)	S1, S3, S5
Steady Green	Running	S0
Blinking Green	Running/message waiting	S0

**Table 3. States for a Dual-Color Power LED**

LED State	Description	ACPI State
Off	Power off	S5
Steady Green	Running	S0
Blinking Green	Running/message waiting	S0
Steady Yellow	Sleeping	S1, S3
Blinking Yellow	Sleeping/message waiting	S1, S3

#### NOTE


*To use the message waiting function, ACPI should be enabled in the operating system and a message-capturing application should be invoked.*

## 2.2.3 IR Connector Features

### 2.2.3.1 Infrared Port

Serial Port B can be configured to support an IrDA module connected to pins 1, 2, 3, 5, and 6 of the 2x3-pin header connector.

## 2.2.4 Header Design



OM14806

Header Description	Item	Pins	Description	Manufacturer's Part Number <small>Note</small>
IR Front Panel Header (see Table 4)	A	1, 2, 3, 5, and 6	Infrared port	Wieson Electronic 2100C888-062
Switch/LED Front Panel Header (see Table 5)	B	5 and 7	Reset switch	Wieson Electronic 2100C888-045
	C	1 and 3	Hard drive activity LED	
	D	2 and 4	Power / Sleep / Message waiting LED	
	E	6 and 8	Power switch	

Note: Or equivalent.

**Figure 1. Front Panel Switch/LED and IR Headers (Top View)**

## 2.2.5 Pin Assignments

The following two tables list the pins for the IR and Switch/LED headers. To support a legacy 2x8-pin connector to connect to both headers, see Note 3 following Table 5.

**Table 4. IR Front Panel Electrical Connection**

Pin	Signal	Description	Pin	Signal	Description
1	IRRX2	IrDA serial input	2	GND	Ground
3	GND	Ground	4	(No pin)	Key
5	IRTX2	IrDA serial output	6	+5 V	IR power

**Table 5. Switch/LED Front Panel Electrical Connection**

Pin	Signal	Description
1	HD_LED_P	Hard disk LED pullup (330 $\Omega$ ) to +5 V
2	FP PWR/SLP	MSG LED pull-up (330 $\Omega$ ) to +5 V Standby <a href="#">Note 1</a>
3	HD_LED_N	Hard disk active LED
4	FP PWR/SLP	MSG LED pull-up (330 $\Omega$ ) to +5 V Standby
5	RST_SW_N	Reset switch tied to GND
6	PWR_SW_P	Power switch high reference pull-up (2.2 k $\Omega$ ) to +3.3 V Standby <a href="#">Note 2</a>
7	RST_SW_P	Reset switch high reference pull-up (1 k $\Omega$ to voltage appropriate for the motherboard circuit, such as, +3.3 V for the ICH bridge)
8	PWR_SW_N	Power switch tied to GND
9	RSVD_DNU	Reserved <a href="#">Note 3</a>

Notes:

1. Standby voltage is the voltage that is active during a sleep state that your board supports.
2. If you want to tie this pin to +5 V Standby, adjust the pull-up resistor size (to 10 k $\Omega$ , for example).
3. If you want to support the legacy 2x8 connector, place a 0 ohm shorting resistor between pin 9 and +5 V.

## 2.3 Front Panel Audio

### 2.3.1 Usage Model

The design options described below support standard front panel microphone and headphone usage (for Standard AC'97 implementation) and also support new dynamic front panel jack detection and re-tasking usage models (for Intel® High Definition Audio).

### 2.3.2 Features

The front panel audio connector is designed to support stereo audio output (headphone or amplified speakers) and a microphone input. Designs using Intel® High Definition Audio (Intel® HD Audio) permit the two front panel jacks to be dynamically reconfigured as input or outputs, depending upon the desired application.

### 2.3.3 Audio Design Considerations

Front panel audio design in conjunction with motherboard audio header design is dependant upon the type of audio CODEC being used on the motherboard. In the past, AC'97 Integrated Audio CODECs were prevalent. With the introduction of Intel High Definition Audio, many new motherboard designs are switching over to High Definition (HD) audio CODECs. Designers should note that AC'97 and Intel High Definition Audio front panel motherboards and I/O cards implementations are different and may not be directly compatible or interchangeable



#### CAUTION

*It is strongly recommended that motherboard designers only use Intel® HD Audio analog front panel dongles with the Intel® HD Audio analog front panel header to insure that the jack detection and dynamic re-tasking capability is preserved. Passive AC'97 analog front panel dongles (ones which leave the 5V Analog pin-7 line unconnected on the dongle) may be used with the Intel® HD Audio analog front panel header. But note that the front panel jack detection and re-tasking functionality will be lost as the AC'97 jacks cannot support connection to the SENSE line. In addition, software must be aware that an AC'97 dongle is being used with an Intel® HD Audio analog header since the software might need to dedicate codec ports that are connected to the header to meet the product's intended functionality.*

### 2.3.4 AC'97 Audio

#### 2.3.4.1 AC'97 Audio Electrical Considerations

A standard AC'97 front panel audio dongle schematic is shown in Figure 2. The two front panel audio outputs (FP\_OUT\_L and FP\_OUT\_R) send and the two front panel audio returns (FP\_RETURN\_L and FP\_RETURN\_R) connect to a switching-type, 3.5 mm (1/8-inch) ring-tip-sleeve mini-phone jack mounted on the front panel. The signal path is such that the motherboard CODEC or output amplifier feeds the front panel jacks via FP\_RETURN\_L and FP\_RETURN\_R. When the front panel jack is not in use, these signals pass through the front panel jack shunt springs to the back panel jack via the signals FP\_RETURN\_L and FP\_RETURN\_R. When headphones are

plugged into the front panel jack, these return signals which feed that back panel jack are disconnected, thus muting the back panel output.

Note that the motherboard should not leave the back panel signal floating when front panel devices are connected. Permitting the back panel signals to float could result in excessive noise at the back panel jack when the front panel jack is in use.

The motherboard designer should put weak pull-down resistors (10 k $\Omega$ , for example) on the FP\_RETURN\_R and FP\_RETURN\_L lines. If using a single supply for the output amplifier, ensure that these resistors are located after the output capacitor to avoid loading down the amplifier bias. The grounded side of these pull-downs should be connected to analog ground to prevent digital noise from entering the audio sub-system.




Figure 2. AC'97 Front Panel Dongle Schematic

### 2.3.4.2 AC'97 Audio Header Design




Figure 3. Front Panel Audio Header (Top View)

Manufacturer's Part Number: Wieson Electronic 2100C888-042 (or equivalent)

### 2.3.4.3 AC'97 Header Pin Assignments

Table 6. AC'97 Front Panel Audio Header Signal Names

Pin	Signal Name	Description
1	MIC	Front panel microphone input signal (biased when supporting stereo microphone)
2	AUD_GND	Ground used by analog audio circuits
3	MIC_BIAS	Microphone power / additional MIC input for stereo microphone support
4	AUD_GND	Ground used by analog audio circuits
5	FP_OUT_R	Right channel audio signal to front panel (headphone drive capable)
6	FP_RETURN_R	Right channel audio signal return from front panel (when headphones unplugged)
7	AUD_5V	Filtered +5 V used by analog audio circuits
8	KEY	No pin
9	FP_OUT_L	Left channel audio signal to front panel (headphone drive capable)
10	FP_RETURN_L	Left channel audio signal return from front panel (when headphones unplugged)

### 2.3.4.4 AC'97 Header Pin Jumpers

The rear panel audio output jacks are disabled when headphones are plugged in. This feature is implemented through the front panel audio header shown in Figure 3 and Table 6.

If the front panel interface board is *not* connected to the front panel audio header, jumpers should be installed across header pin pairs 1-2, 3-4, 5-6, and 9-10. If these jumpers are not installed, the rear panel line out connector will be inoperative and microphone input pins 1 and 3 will be left floating, which could lead to elevated back panel microphone noise and cross talk.

**NOTE**


*Motherboards that have the foot print for a front panel header, but depopulate the front panel audio header must have 0 ohm resistors as options to connect the FP\_OUT and FP\_RETURN signals. These resistors must be installed when the header is depopulated to insure audio is routed to the back panel.*

### 2.3.5 Intel® High Definition Audio

The Intel® High Definition Audio (Intel® HD Audio) analog front panel header design lets OEMs and integrators place audio functionality on the front panel of a PC system via a cabled up front panel dongle. Intel® HD Audio analog front panel dongles can support up to two analog audio jacks, each of which signals user connection, or disconnection, to the operating system via the SENSE\_SEND signal. The signals for this header are defined in Table 7 and the physical header pinout is shown in Figure 4.

**Table 7. Intel® HD Audio Front Panel Analog Header Signal Names**

Pin	Signal Name	Description
1	PORT 1L	Analog Port 1 - Left channel (Microphone)
2	GND	Ground
3	PORT 1R	Analog Port 1 - Right channel (Microphone)
4	PRESENCE#	Active low signal that signals BIOS that an Intel® HD Audio dongle is connected to the analog header. PRESENCE# = 0 when an Intel® HD Audio dongle is connected.
5	PORT 2R	Analog Port 2 - Right channel (Headphone)
6	SENSE1_RETURN	Jack detection return for front panel (JACK1)
7	SENSE_SEND	Jack detection sense line from the Intel® HD Audio CODEC jack detection resistor network
8	KEY	Connector Key
9	PORT 2L	Analog Port 2 - Left channel (Headphone)
10	SENSE2_RETURN	Jack detection return for front panel (JACK2)



**Figure 4. Intel® HD Audio - Analog Front Panel Header**

**Manufacturer's Part Number: Wison\* Electronic 2100C888-042 (or equivalent)**

### 2.3.5.1 Intel® HD Audio CODEC Connections

In general, the CODEC ports selected for front panel use are connected to the Intel® HD Audio header via series coupling capacitors C1 through C4. The resistors labeled Rbias are required if the front panel jacks are required to support microphone functionality. Note that Figure 5 shows two Vref output per CODEC port. The number of VREF outputs per PORT is a CODEC product specific. Designers should consult their CODEC vendor's datasheet for detailed information VREF implementation, the details of the jack detection network, and selection of coupling capacitors.




Figure 5. Intel® HD Audio Front Panel Analog Header Motherboard Schematic

### 2.3.5.1.1 Dongle Presence Detection

The PRESENCE# signal is used to inform BIOS that an Intel® HD Audio dongle is connect to the motherboard. This signal should be wired to a system GPI and BIOS should poll the GPI to check for the presence of the Intel® HD Audio dongle in the system during POST. Nominal motherboard pullup value of 10 k is required on this signal.

### 2.3.5.1.2 Jack Detection

Jack detection is accomplished with the use of the jack detection resistors Rjd\_port1 and Rjd\_port2. The value of these resistors depends on which CODEC ports are tied to the Intel® HD Audio analog header ports. Motherboard designers should consult the Intel® HD Audio specification for more information on the assignment of these values for a give codec port.

### 2.3.5.2 Intel® HD Audio Front Panel Connections

Figure 6 shows a Intel® HD Audio front panel dongle implementation and a Intel® HD Audio front panel analog header schematic. The front panel dongle consists of JACK1 and JACK2, and their

associated signal pins, connected directly to their respective pins on the dongle stake pin header. The SENSE\_SEND signal is split and routed through the PORT1 and PORT2 isolated switches. The other contact of each isolated switch, are routed to their respective sense return signals, SENSE1\_RETURN and SENSE2\_RETURN. This functionality, together with the Rjd\_PORT1 and Rjd\_PORT2 resistors on the motherboard as shown in Figure 5, informs the audio driver of jack insertion or removal, which is necessary for dynamic re-taking of the front panel jacks. Finally, a 1 k pull-down is required on the PRESENCE# pin to signal BIOS that the Intel® HD Audio front panel dongle is connected to the system.




Figure 6. Intel® HD Audio Front Panel Dongle Implementation



## 3 Front Panel High Speed Serial Bus

---

### What This Chapter Contains

3.1	Introduction .....	27
3.2	USB Connectors .....	27
3.3	IEEE-1394 Connector .....	31

### 3.1 Introduction

This chapter contains electrical connection information for USB and IEEE 1394 front panel high-speed serial bus connectors.

### 3.2 USB Connectors

USB connectors must be compliant with the *Universal Serial Bus 2.0* specification.

#### 3.2.1 Usage Model

This design allows for a minimum of two front panel USB connections for access by frequent hot-plug devices (such as cameras, game controllers, etc.).

#### 3.2.2 Features

The USB front panel can support multiple USB ports that can be routed via a cable to the front panel. Each 2x5 header supports two USB ports whereby each 1x5 header supports a single USB port.

USB features include:

- Support for self-identifying peripherals that can be dynamically connected or disconnected during computer operation (hot plugging)
- Dynamic device enumeration
- Support for isochronous and asynchronous transfer types over the same set of wires
- Support for up to 127 physical devices
- Error-handling and fault-recovery mechanisms built into the protocol

### 3.2.3 Dual Port USB Header

The Dual Port USB Header consists of a keyed shrouded (Black in color) 2x10 stake pin header (100-mil pitch) with key locations on pins 9 and 10.




Figure 7. Dual Port USB Header (Top View)

Manufacturer's Part Number: Wieson Electronic 2120C888-048G (or equivalent) (lead-free)

### 3.2.4 Dual Port USB Header Pin Assignments

USB ports may be assigned as needed.


Table 8. Dual Port USB Header Pin Assignments

Pin	Signal Names	Description
1	VREG_FP_USBPWR	Front panel USB power (Ports 0,1) [+5 V or +5 V Dual] Note
2	VREG_FP_USBPWR	Front panel USB power (Ports 0,1) [+5 V or +5 V Dual]
3	USB_FP_P0-	Front panel USB Port 0 negative signal
4	USB_FP_P1-	Front panel USB Port 1 negative signal
5	USB_FP_P0+	Front panel USB Port 0 positive signal
6	USB_FP_P1+	Front panel USB Port 1 positive signal
7	Ground	
8	Ground	
9	Key	
10	Key	

Note: +5 V Dual switches between +5 V and +5V Standby depending on the current board state.

### 3.2.5 Single Port USB Header

The Single Port USB Header consists of a shrouded (Black in color) 1x5 stake pin header (100-mil pitch) with key location on pin 5.



**Figure 8. Front Panel Single Port USB Header (Top View)**

**Manufacturer's Part Number: Foxconn HF11050-UD5 (or equivalent) (leaded)**

### 3.2.6 Single Port USB Header Pin Assignments

**Table 9. Single Port USB Header Pin Assignments**

Pin	Signal Names	Description
1	VREG_FP_USBPWR	Front panel USB power (Ports 0) [+5 V or +5 V Dual] <i>Note</i>
2	USB_FP_P0-	Front panel USB Port 0 negative signal
3	USB_FP_P0+	Front panel USB Port 0 positive signal
4	Ground	
5	Key	

*Note:* +5 V Dual switches between +5 V and +5V Standby depending on the current board state.

### 3.2.7 Dual USB Header Usage

Motherboard designs that require the ability to support multiple single port USB cable connections or the ability to be re-configured to support a Dual USB Header configuration will benefit from the header shown in the Dual Port Header drawing (Figure 7). This header can be used to support two side by side single port USB cable connections, one single port USB cable connection, or a single two port USB cable connection.

### 3.2.8 Electrical Considerations

Care should be taken when implementing USB designs such that signal quality and power delivery are not compromised. Certain basic guidelines should be followed:

- There should be only one over current protection fuse between the motherboard and the USB connector in the front panel USB dongle (see Section 3.2.8.1).
- EMI and ESD components should be included (see Sections 3.2.8.3 and 3.2.8.4).
- Front panel and rear panel USB connectors should use separate fuses.

The location of the Front Panel I/O header on the motherboard should take into account the trace lengths on the motherboard and interface board as well as the front panel cable length, otherwise signal quality could be affected. See the USB 2.0 specification for details and testing information.

#### 3.2.8.1 Fuse Element

The fuse element used for USB power delivery must be placed down on the motherboard so the following functions can be performed:

- Protects the motherboard from damage in case of a short between USBPRW and ground.
- Provides some measure of protection from damage if an unkeyed cable is inadvertently plugged into the front panel USB connector and shorts USBPRW.

- Provides protection to the motherboard in the case where the front panel cable is cut or damaged during assembly or manufacturing resulting in a short between the USBPWR and ground.



**NOTE**

*Ensure that fuse elements are not present on both the motherboard and the cabled solution. Having fuse elements in both locations results in a voltage drop at the USB connector, which may make the USB 2.0 solution non-compliant.*

### 3.2.8.2 USBPWR Bypass Capacitance

Refer to the USB 2.0 Specification for details on the power distribution requirements. Voltage drop and droop testing procedures are also available at:

<http://www.usb.org/developers/>

### 3.2.8.3 Filter Components

Filtering must be carefully addressed to ensure that the system meets EMC requirements.



**NOTE**

*Ensure that filter components are not present on both the motherboard and the cable solution. Systems with filter elements in both locations may not meet the USB Specification signal quality requirements.*

### 3.2.8.4 ESD Components

ESD suppression components should be included to ensure that the system meets applicable ESD requirements.

### 3.2.8.5 Motherboard Power Requirements

See the USB 2.0 specification for the voltage and current requirements that must be maintained at the front panel interface board's USB connector.

### 3.2.8.6 Motherboard Signal Quality Requirements

The signal quality as measured at the USB front panel connectors must meet the requirements given in the most recent USB Specification.

White papers describing the signal quality compliance testing procedures for USB Low Speed and Full Speed signaling performed at USB Plugfests are available. See Section 1.1, page 11 for additional information.

A design guide for integrating a discrete USB 2.0 host controller onto a four-layer desktop motherboard is also available. See Section 1.1, page 11 for additional information.

## 3.3 IEEE-1394 Connector

### 3.3.1 Usage Model

IEEE-1394 connectivity allows for data transfer between the PC and consumer electronic devices such as digital cameras and camcorders.

### 3.3.2 Features

This chapter summarizes the design recommendations for hardware using the IEEE 1394 standards. The IEEE 1394 high-speed serial bus complements USB by providing enhanced PC connectivity for a wide range of devices, including consumer audio/video (A/V) components, storage peripherals, other PCs, and portable devices.

IEEE 1394 has been adopted by the consumer electronics industry and is expected to provide a volume, Plug and Play-compatible expansion interface for the PC.

The 100-Mb/s, 200-Mb/s, and 400-Mb/s transfer rates currently specified in IEEE 1394 are well suited to multi-streaming I/O requirements. Figure 9 and Table 10 show the header and pin assignments for the IEEE-1394 connector.

#### 3.3.2.1 Basic Requirements

The following is a summary of the IEEE 1394 design considerations related to PC systems:

- A front-panel port designed to support the IEEE 1394 standard
- Support for the 1394 Open HCI specification for controllers, specifically OHCI Revision 1.1
- Plug and Play support for device configuration, control and status registers (CSRs), connectors and cabling, and connection fault-handling
- Cable power distribution, including requirements for source devices, sink devices, self-powered devices, and supporting CSRs
- Device power management, CSRs, and soft-power protocols
- Device command protocols for audio, video imaging, still imaging, and storage device classes
- 12 V fused supply
- See the latest revision of the IEEE 1394 standard for voltage and current requirements

### 3.3.3 1394 Header Design

The 1394 header consists of a keyed shrouded (blue for 1394A, red for 1394B) 2x10 stake pin header (100-mil pitch) with key locations on pin 9. Note that pin 1 location relative to shroud key is opposite that of the USB header shown in Figure 7 and is intended to prevent 1394 cables from attaching to USB headers and visa versa.




Figure 9. Front Panel IEEE-1394A/B Connector (Top View)

**Manufacturer's Part Numbers:**

**1394A: (Blue Color) Wieson Technologies 2120C888-045G (or equivalent) (lead-free)**

**1394B: (Red Color) Wieson Technologies 2120C888-047G (or equivalent) (lead-free)**

### 3.3.4 Pin Assignments

Table 10. Front Panel IEEE-1394A Connector

Pin	Signal Name	Pin	Signal Name
1	TPA+	2	TPA-
3	Ground	4	Ground
5	TPB+	6	TPB-
7	+12V (Fused)	8	+12V (Fused)
9	Key (no pin)	10	Ground

Note: IEEE-1394 ports may be assigned as needed.

Table 11. Front Panel IEEE-1394B Connector

Pin	Signal Name	Pin	Signal Name
1	TPA+	2	TPA-
3	TPA_REF	4	TPB_REF
5	TPB+	6	TPB-
7	+12V (Fused)	8	+12V (Fused)
9	Key (no pin)	10	Ground

Note: IEEE-1394 ports may be assigned as needed.

**CAUTION**

Since the 1394 front panel headers are keyed the same, care should be taken to ensure a valid configuration. Table 12 shows the results of different configurations.

**Table 12. Header Port to Cable I/O Board Configuration Chart**

1394 Front Panel Header Port Configuration	1394 Front Panel Cable I/O Board Configuration	Result
1394A	1394A	Valid Configuration
1394B	1394B	Valid Configuration
1394A	1394B	INVALID CONFIGURATION. 1394B devices with a Beta-only port will not operate and 1394B devices with a Bilingual port will operate in 1394A mode.
1394B	1394A	INVALID CONFIGURATION. 1394A devices will operate in 1394A mode if a Bilingual Mode 1394B host controller is used. 1394A devices will not operate if a Beta-only Mode 1394B host controller is used. 1394B devices will try to operate in 1394B Beta mode, but may have link problems since the 1394A connector is not rated for 1394B signal speeds.



# 4 Cabling Design Guidelines

---

## What This Chapter Contains

4.1	Introduction .....	35
4.2	Switch/LED Cable .....	35
4.3	Front Panel Audio Cable .....	36
4.4	USB Cabling (Motherboard to I/O Interface Board) .....	39

### 4.1 Introduction


This chapter contains reference cable designs for the switch/LED and audio cable that are compatible with the connector pinouts described in Chapters 2 and 3.

 **NOTE**

*To prevent cable unseating, cables should be secured within the system. Tie wraps and/or sheet metal features could be used to implement this. Cables that are permanently attached to the front panel interface board could also be implemented, however the interface to the motherboard should remain as specified.*

### 4.2 Switch/LED Cable

Figure 10 shows the proper use of the switch/LED header. Great flexibility in cabling is permitted as long as this diagram is followed.



**Figure 10. Switch/LED Cable**

## 4.3 Front Panel Audio Cable

### 4.3.1 Introduction

This section details the design of an audio cable to be used in conjunction with the front panel I/O board.

The shielding in this cable is important to reduce cross talk, signal degradation, and coupling of electromagnetic interference. The shielding is particularly important for the microphone circuit since it is a low-level signal and is very sensitive to noise.


The suggested maximum length for this cable is 18 inches as shown in Figure 11. Figure 12 and Figure 13 show the cable shielding details. Table 13 and Table 14 list the pin assignments and materials list. Table 15 provides additional information for the audio cable.

### 4.3.2 Cable Drawings



#### NOTE

*Drawings are not shown to scale.*



**Figure 11. Front Panel Audio Cable Dimensions**




Figure 12. Front Panel Audio Cable Cross-Section




Figure 13. Audio Cable Wiring Diagram

Table 13. Front Panel Audio Cable and Connector Pin Assignments

AWG	Pairing	PIN P1 / P2
26	A	1 / 1
N/A		2 / 2
26	A	3 / 3
26	B	4 / 4
26	C	5 / 5
26	C	6 / 6
26	B	7 / 7
N/A	KEY	8 / 8
26	D	9 / 9
26	D	10 / 10

**Table 14. Audio Cable Construction Recommendations**

Part	Qty	Manufacturer/Part Number <sup>Note</sup>	Material Description <sup>Note</sup>
2X5 Header	2	FCI*/ 65043-032	Header
Key	2	N/A	Key
Heat-Shrink Tubing	As req.	N/A	UL Heat-shrink Tube
26 AWG (4 twisted pair shielded wire)	As req.	N/A	UL Certified Conductor Wire
Part Label	1	N/A	Manufacturer's name and P/N

Note: Or equivalent.

**Table 15. Additional Audio Cable Recommendations**

Characteristic	Specification
Flammability Rating	UL *-94 VW-1
Insulation Resistance	5000 @ 300 VDC
Temperature Range	- 55 °C to + 80 °C
Withstand Voltage	1000 VDC @ 60 Hz
Plating	Per materials list.
Wire	Per materials list.
Workmanship	Parts shall be uniform in workmanship and appearance. There shall be no excessive nicks, deep scratches, excessive burrs, or defects in materials that may affect the function, serviceability, or appearance of this part.  Contact retention equal to or greater than 2.0 oz. per contact, when unmated force: from the proper connector.
Maximum	Insertion Force: 10 pounds per connector.
Dimensioning and Tolerances	Per ANSI Y14.5M unless otherwise noted on drawing.
UL Marking	The cable manufacturer should supply UL recognized cables that are certified under the UL wiring harness program (ZPFW2). The UL recognition mark should be supplied with the smallest container or bundle of cables with each shipment.
Recognition Mark	The UL recognized wire's insulation will have surface printing identifying the style, flammability rating, manufacturer's name, voltage, and temperature ratings, along with the UL mark.

## 4.4 USB Cabling (Motherboard to I/O Interface Board)

### 4.4.1 Introduction

This chapter provides some details of the design for a front panel USB 1.1 and 2.0 interface cable to be used in conjunction with the front panel I/O interface board and main board. The interface cable must be shielded as specified in Figure 14, for two reasons:

- To ensure the cable data lines meet the required differential characteristic impedance as given in the most recent USB specification. Cables with an impedance variation outside of the USB specification limits will degrade signal quality and could cause front panel USB devices to fail to operate reliably.
- To shield the cable from RF emissions inside the chassis. Improperly shielded interface cables can pick up these internally radiated signals and cause the system to fail EMI testing.

Figure 14, Figure 15 and Figure 16 shows the recommended USB interface cable shielding details and pin assignments. Pin assignments are further detailed in Table 16. The cable materials (including connectors) and construction should enable the system to meet the performance requirements of the most current *USB 2.0 Specification* and applicable safety and regulatory requirements.

Table 17 and Table 20 show some current recommendations regarding cable parts and materials.

The cable length (in combination with the trace lengths on the main board and front panel I/O interface board) must be such that it will satisfy the signal quality requirements (propagation delay, etc.) given in the most recent version of the *USB 2.0 Specification*.

### 4.4.2 Cable Drawings




Figure 14. Dual Port USB Cable Cross Section




Figure 15. Dual Port USB Cable Wiring Diagram




Figure 16. Dual USB Cable Diagram

 **NOTE**

Shrouded stake pin headers are highly recommended. An un-shrouded header is shown in Figure 16 to clearly illustrate the pin configuration of the header. Cable connectors P1 should mate to header numbered as shown in Table 16 and Table 17.

**Table 16. Dual Port USB Cable and Connector Pin Assignments**

Signal	AWG	Color	PIN P1 / P2
VREG_FP_USBPWR	20	Red	1 / 1
VREG_FP_USBPWR	20	Red	2 / 2
USB_FP_P0-	28	White	3 / 3
USB_FP_P1-	28	White	4 / 4
USB_FP_P0+	28	Green	5 / 5
USB_FP_P1+	28	Green	6 / 6
GROUND (Shield)	N/A	N/A	7 / 7
GROUND	20	Black	8 / 8
KEY	N/A	N/A	9 / 9
KEY	N/A	N/A	10 / 10

**Table 17. Dual Port USB Cable Material List**


Part	Qty	Manufacturer / Part Number <sup>Note</sup>	Material Description <sup>Note</sup>
2X5 Header	2	FCI/65043-032	Crimp to wire receptacle min latch housing
Key	2	N/A	Key (pins 9 and 10)
Heat-Shrink Tubing	As req.	N/A	UL Heat-shrink Tube
Shield cable consisting of: 2 28 AWG twisted pairs, 2 20 AWG discrete wires	As req.	N/A	UL Certified Conductor Wire
Part Label	1	N/A	Manufacturer's name and P/N

Note: Or equivalent.



**NOTE**

*Computer systems that have an unshielded cable attached to a USB port may not meet FCC Class B requirements, even if no device or a low-speed USB device is attached to the cable. Use shielded cable that meets the requirements for full-speed devices.*



**Figure 17. Single Port USB Cable Cross Section**



**Figure 18. Single Port USB Cable Wiring Diagram**




Figure 19. Dual USB Cable Diagram



**NOTE**

Shrouded stake pin headers are recommended. An un-shrouded header is shown in Figure 19 to clearly illustrate the pin configuration of the header. Cable connectors P1 should mate to header numbered as shown in Table 18 and Table 19.

**Table 18. Single Port USB Cable and Connector Pin Assignments**

Signal	AWG	Color	PIN P1 / P2
VREG_FP_USBPWR0	20 -28	Red	1 / 1
USB_FP_P0-	28	White	2 / 2
USB_FP_P0+	28	White	3 / 3
GROUND	20 - 28	Black	4 / 4
GROUND (Shield)	N/A	N/A	4 / 4
KEY	N/A	N/A	5 / 5

**Table 19. Single Port USB Cable Material List**

Part	Qty	Manufacturer's Part Number <sup>Note</sup>	Material Description <sup>Note</sup>
1X5 Header	2	Foxconn JWT: A2541H02-1X5P (or equivalent)	Header
Key	1	N/A	Key
Heat-Shrink Tubing	As req.	N/A	UL Heat-shrink Tube
Shield cable consisting of: 1 28 AWG twisted pairs, 2 20 – 28 AWG discrete wires	As req.	N/A	UL Certified Conductor Wire
Part Label	1	N/A	Manufacturer's name and P/N

Note: Or equivalent.

**NOTE**

Computer systems that have an unshielded cable attached to a USB port may not meet FCC Class B requirements, even if no device or a low-speed USB device is attached to the cable. Use shielded cable that meets the requirements for full-speed devices.

**Table 20. USB Cable Recommendations**

Characteristic	Specification
Flammability Rating	UL-94 VW-1
Insulation Resistance	5 k @ 300 VDC
Temperature Range	- 55 °C to + 80 °C
Withstand Voltage	1000 VDC @ 60 Hz
Plating	Per materials list
Wire	Per materials list
Workmanship	Parts shall be uniform in workmanship and appearance. There shall be no excessive nicks, deep scratches, excessive burrs, or defects in materials that may affect the function, serviceability, or appearance of this part.
Contact Retention Force	Equal to or greater than 2.0 ounces per contact, when unmated from the proper connector
Maximum Insertion Force	10 pounds per connector
Dimensioning and Tolerances	Per ANSI Y14.5M unless otherwise noted on drawing
UL Marking	The cable manufacturer should supply UL Recognized cables that are certified under the UL wiring harness program (ZPFW2). The UL recognition mark should be supplied with the smallest container or bundle of cables with each shipment.  The UL recognized wire's insulation will have surface printing identifying the style, flammability rating, manufacturer's name, operating voltage and temperature ratings, along with the UL recognition mark.

## 4.5 IEEE1394 Cabling (Motherboard to I/O Interface Board)

### 4.5.1 Introduction

This chapter provides some details of the design for a front panel IEEE 1394 interface cable to be used in conjunction with the front panel I/O interface board and main board. The interface cable must be shielded as specified in Figure 20 for two reasons:

- To ensure the cable data lines meet the required differential characteristic impedance as given in the IEEE 1394 specification. Cables with an impedance variation outside of the IEEE 1394 specification limits will degrade signal quality and could cause front panel IEEE 1394 devices to fail to operate reliably.
- To shield the cable from RF emissions inside the chassis. Improperly shielded interface cables can pick up these internally radiated signals and cause the system to fail EMI testing.

Figure 22 shows the recommended IEEE 1394A/B interface cable details and pin assignments. Pin assignments are further detailed in Table 21 and Table 22. The cable materials (including

connectors) and construction should enable the system to meet the performance requirements of the most current *IEEE 1394 Specification* and applicable safety and regulatory requirements.

Table 24 shows some current recommendations regarding cable parts and materials.

The cable length (in combination with the trace lengths on the main board and front panel I/O interface board) must be such that it will satisfy the signal quality requirements (propagation delay, etc.) given in the most recent version of the *IEEE 1394 Specification*.

## 4.5.2 Cable Drawings




Figure 20. Single Port IEEE 1394A/B Cable Cross Section




Figure 21. IEEE 1394A/B Cable Wiring Diagram



### NOTE

*Drawings are not shown to scale. Dimensions are in millimeters.*




Figure 22. IEEE 1394A/B Cable Diagram



#### NOTE

Shrouded stake pin headers are highly recommended. An un-shrouded header is shown in Figure 22 to clearly illustrate the pin configuration of the header. Cable connectors P1 should mate to header numbered as shown in Table 21 and Table 22.

Table 21. IEEE 1394A Cable and Connector Pin Assignments

Signal	AWG	Pairing	PIN P1 / P2
TPA+	28	A	1 / 1
TPA-	28	A	2 / 2
GND	SHIELD		3 / 3
GND	SHIELD		4 / 4
TPB+	28	B	5 / 5
TPB-	28	B	6 / 6
+12V(Fused)	20		7 / 7
+12V(Fused)	20		8 / 8
KEY	N/A		9 / 9
GND	20		10 / 10
GND	SHIELD		10 / 10

**Table 22. IEEE 1394B Cable and Connector Pin Assignments**

Signal	AWG	Pairing	PIN P1 / P2
TPA+	28	A	1 / 1
TPA-	28	A	2 / 2
TPA_REF	SHIELD		3 / 3
TPB_REF	SHIELD		4 / 4
TPB+	28	B	5 / 5
TPB-	28	B	6 / 6
+12V(Fused)	20		7 / 7
+12V(Fused)	20		8 / 8
KEY	N/A		9/9
GND	20		10/10
GND	SHIELD		10/10



**CAUTION**

*Since the 1394 front panel headers are keyed the same, care should be taken to ensure a valid configuration.*

Table 23 shows the results of different configurations.

**Table 23. Header Port to Cable I/O Board Configuration Chart**

1394 Front Panel Header Port Configuration	1394 Front Panel Cable I/O Board Configuration	Result
1394A	1394A	Valid Configuration
1394B	1394B	Valid Configuration
1394A	1394B	INVALID CONFIGURATION. 1394B devices with a Beta-only port will not operate and 1394B devices with a Bilingual port will operate in 1394A mode.
1394B	1394A	INVALID CONFIGURATION. 1394A devices will operate in 1394A mode if a Bilingual Mode 1394B host controller is used. 1394A devices will not operate if a Beta-only Mode 1394B host controller is used. 1394B devices will try to operate in 1394B Beta mode, but may have link problems since the 1394A connector is not rated for 1394B signal speeds.

**Table 24. IEEE 1394A/B Material List**

<b>Part</b>	<b>Qty</b>	<b>Vendor/Part Number</b> <sup>Note</sup>	<b>Material Description*</b>
2X5 Header	2	FCI/65043-032	Crimp to wire receptacle min latch housing
Contacts	18	N/A	Contacts for 2x5 Header
Key	2	N/A	Key
Heat Shrink	As req.	N/A	UL Heat Shrink Tube
Cable	As req.	N/A	UL Certified Conductor

Note: Or equivalent



# 5 Interface Board Design Guidelines


## What This Chapter Contains

5.1 Introduction .....	49
5.2 Front Panel I/O Interface Board Dimensions .....	51

### 5.1 Introduction

The following chapter defines the mechanical recommendations of a front-panel interface board. The definition includes physical raw board size, mounting holes, keep-out zones and recommended physical tolerances. A compliant front panel interface board can be used in any chassis design that supports these key features. Figure 23 shows recommended dimensions of the front panel aperture and interface board placement.

The front panel I/O guideline defines an I/O aperture opening area that is 3.875+/- 0.008 inch (98.43 +/- 0.20 mm) wide by 1.000 +/- 0.008 inch (25.40 +/- 0.20 mm) tall. To retain maximum flexibility, the exact positioning and configuration of the connectors within the I/O connector zone is left to the discretion of the designer. The connectors shown in Figure 23 are a reference design and are shown here only as examples.



**Figure 23. Front Panel I/O Aperture and Interface Board Placement Recommendations**

Figure 24 shows the front panel I/O board interface recommendations. The face of the front panel I/O board edge should be placed  $0.053 \pm 0.010$  inch ( $1.35 \pm 0.25$  mm) from the inside of the chassis front panel I/O shield and/or chassis housing. The connectors shown here are only examples.

It is the front panel I/O board designer's responsibility to properly place the connector to meet front panel I/O aperture and interface recommendations. (The front panel I/O shield is not shown.)




Figure 24. Front Panel I/O Interface Board Placement Recommendations

## 5.2 Front Panel I/O Interface Board Dimensions

The front panel I/O interface board guideline defines an I/O aperture opening area that is 3.875 +/- 0.008 inch (98.43 +/- 0.20 mm) wide by 1.000 +/- 0.008 inch (25.40 +/- 0.20 mm) tall. This area allows the use of stacked connectors on the board to maximize the amount of available I/O space.

As shown in Figure 25 and Figure 26, the front panel I/O board guideline defines several keep-out zones that are necessary for chassis interface features. A typical, 0.062-inch (1.57 mm) thick board has a 0.100 to 0.108-inch (2.5 to 2.7 mm) keepout zone defined around the perimeter of the board, and on both sides of the board. The keep-out zones provide reserved areas that can be used to interface with a chassis-dependent front I/O housing or supporting structures. The keep-out zones should be used as ground contact areas to increase ground return for EMI attenuation.

No components, connectors or other features should be placed within the keepout zones. The maximum component height on the primary component side of the board (including board thickness) is not to exceed 0.763 inch. (19.37 mm). The maximum component height on the secondary side of the board is not to exceed 0.043 inches (1.09 mm). If the keepout zones are violated, the board forfeits compatibility with the front panel I/O board-compliant chassis as detailed in Figure 23 and Figure 24.

As shown in Figure 25 and Figure 26, the front panel I/O board guideline defines a board width of 3.500 +/- 0.008 inch. (88.90 +/- 0.20 mm), a minimum board depth of 1.500 inches (38.10 mm) and a maximum board depth of 2.500 inches (63.50 mm). This variable board depth is intended to retain flexibility for present and future technologies.

For the best EMI attenuation and proper grounding performance, board connector placement should be limited as shown in Figure 23 and Figure 24 to allow enough clearance between the connectors and the chassis opening for the I/O shield and/or front I/O housing structures. The indented notches provided in the board definition may be used for a screw-less and/or clip retention method.

Refer to Figure 25 and Figure 26 for other front panel I/O interface board dimension and tolerance recommendations. The connectors shown here are only examples.




Figure 25. Front Panel I/O Board Dimensions (Top and Front Views)




Figure 26. Front Panel I/O Board Dimensions (Bottom View)

# 6 Chassis and I/O Shield Guidelines

---

## What This Chapter Contains

6.1	Introduction .....	53
6.2	Front Panel I/O Board Placement .....	53
6.3	Front Panel I/O Reference Designs .....	56

## 6.1 Introduction

This chapter defines the chassis and I/O shield mechanical guidelines for the front panel I/O interface. Typical chassis interfaces should adhere to the definitions of the front panel I/O board's keep-out zones, and mounting hole recommendations. Compliant front panel chassis interface boards can be used in any chassis design that supports these key features.

Beyond the specific aperture opening and keep-out zones, the chassis and bezel implementation of the front panel I/O board is not limited to specific features or locations.

### NOTE

*Figure 23 and Figure 24 are repeated as Figure 27 and Figure 28 in this chapter for convenience only.*

## 6.2 Front Panel I/O Board Placement

The exact location of the front panel I/O board is not specified. It is recommended that it be placed in the front of the system in either a horizontal or a vertical orientation. When placing the front panel I/O board, the designer should consider that the proper clearance should be provided for the chassis peripheral bays and motherboard keepout recommendations. The system designer should also take into consideration impact to system front airflow, venting, and full-length add-in board retention features.

As shown in Figure 27, the bottom of the front panel opening is located 0.045 to 0.055 inches (1.15 to 1.39 mm) below the bottom of a typical, 0.062 inches (1.57 mm) thick board. Also, a 0.1 inches (2.54 mm) minimum keepout zone has been defined around the perimeter of the aperture area, on both inside and outside surfaces of the chassis front panel. The keepout zone provides a reserved space that can be used to attach a chassis-independent front I/O shield into the chassis front panel. No slots, tabs, notches, or other topographical features should be placed within the keepout zone. Interface board connector placement should be limited as shown in Figure 27 and Figure 28 to allow enough clearance between the connectors and the chassis opening for the I/O shield.

It is strongly recommended for the best EMI attenuation performance, paint should not be applied within the 0.1 inches (2.54 mm) minimum keepout zone on the inside and outside surfaces of the chassis front panel (Figure 27). Paint can prevent proper grounding of the I/O shield to the front chassis panel. The following list shows some front panel I/O board highlights:

- Cutout size = 3.875 +/- 0.008 inches (98.43 +/- 0.20 mm) wide by 1.00 +/- 0.008 inches (25.4 +/- 0.20 mm) tall. See Figure 27.
- Distance from bottom of typical 0.062 inches (1.57 mm) thick board to bottom of I/O cutout hole = 0.045 to 0.055 inches (1.14 to 1.39 mm). See Figure 27.
- Allowable thickness of the chassis front panel that the I/O shield can clip into is in the range 0.030 inches (0.76 mm) to 0.052 inches (1.32 mm).

The interface board's width is 3.500 +/- 0.008 inches (88.90 +/- 0.20 mm), its minimum depth is 1.500 inches (38.10 mm), and its maximum depth is 2.500 inches (63.50 mm), see Figure 25 and Figure 26.

- The corners of the I/O aperture can be rounded to a maximum radius of 0.030 inches (0.76 mm) as shown in Figure 27. This allowable rounding of the corners helps chassis manufactures extend the life of their hard tooling while still complying with this guide.
- The 0.1 inches (2.5 mm) minimum keepout zone around the I/O aperture area is used in a front panel I/O interface board compliant chassis (see Figure 27). This allows front panel I/O interface board-compliant I/O shields to fit into front panel I/O interface board compliant chassis. The keepout area is used for the shield attachment points. Avoid paint application in the area.
- The face of the Front Panel I/O board edge should be placed 0.053 +/- 0.010 inches (1.35 +/- 0.25 mm) from the inside of the chassis front panel I/O shield and/or chassis housing, as defined in Figure 28.
- Chassis manufactures are not limited to an I/O shield implementation only. As long as the chassis manufacturers comply with the definitions of this guide, they may choose to have alternate methods of implementation, i.e., I/O shield or chassis dependent housing.

Figure 27 and Figure 28 detail the I/O connector zone. Compliance with this recommendation is necessary to ensure enough clearance between the chassis aperture and the front panel I/O interface board connectors for the I/O shield structure. This recommendation may be waived if the shield provided with the board requires less than the recommended clearance. It is recommended that system designers implement a universal design that would support a standard front panel I/O aperture opening, as shown in Figure 27. To retain maximum flexibility, the exact positioning and configuration of the connectors within the I/O connector zone is left to the discretion of the designer. Connectors shown in Figure 27 are a reference design and are shown here only as an example. Though it is not recommended for reasons of flexibility, a system designer may choose to implement an integrated chassis housing and I/O shield to support and secure the front panel I/O interface board. Then a supplied I/O shield may not be required.





Figure 27. Front Panel I/O Aperture and Interface Board Placement Recommendations



SECTION B-B

Figure 28. Front Panel I/O Interface Board Placement Recommendations

## 6.3 Front Panel I/O Reference Designs

Figure 29 through Figure 34 show several front panel I/O reference designs and implementations. Additional connectors could be added if desired. These reference designs are only examples. The front panel I/O interface board guide allows flexibility in the layout of the front panel I/O connectors within the connector zone.

### 6.3.1 I/O Shield Reference Design

Figure 29 shows an example of a standard front panel I/O shield. A standard shield may accommodate a complete connector layout to support several interface board definitions or stuffing options. Multiple label designs could then be used to fit within the face of the shield to accommodate board-specific layouts (label not shown).




Figure 29. Front Panel I/O Shield Reference Design

Figure 30 shows an example of a standard I/O shield reference design. It is provided here as only a reference for key features that may be used to design and secure front panel I/O shields into a standard front panel I/O aperture opening. See Figure 23 and Figure 24 for recommended dimensions of the front panel aperture and interface board placement.




Figure 30. I/O Shield Reference Design

### 6.3.2 Housing Reference Design

Figure 31 shows an example of a chassis-dependant housing, featuring a standard front panel I/O aperture opening. The housing would support any board, shield, and specific label combination.




Figure 31. Front Panel I/O Housing Reference Design

### 6.3.3 Housing and Shield Assembly Reference Design

Figure 32 shows an example of a chassis-dependant housing assembly with standard front panel I/O board and shield. The label is not shown in this example.




Figure 32. Front Panel I/O Housing and Shield Assembly Reference Design

### 6.3.4 Supporting Structure Reference Design

Figure 33 shows an example of a chassis-dependant support structure, which should be used in conjunction with a standard front panel I/O shield.




Figure 33. Front Panel I/O Interface Board Support Structure Reference Design

### 6.3.5 Supporting Structure and Shield Reference Design

Figure 34 shows an example of a chassis-dependant support structure and a standard front panel I/O shield assembled into a chassis front panel. This chassis front panel features a standard front panel I/O aperture opening. The support structure would support any front panel I/O interface board, shield, and specific label combination.




Figure 34. Front Panel I/O Board Support Structure Reference Design



# 7 Internal Legacy Connectors (Reference)

---

## What This Chapter Contains

7.1	Introduction .....	63
7.2	Serial-WHQL Debug Connector .....	63
7.3	Parallel Port Connectors .....	64


### 7.1 Introduction

This chapter contains electrical connection information for the internal legacy connectors.

### 7.2 Serial-WHQL Debug Connector

The serial-WHQL debug connector is an internal 9-pin serial port. The connector pins are listed in Table 25. The port's NS16C550-compatible UART supports data transfers at speeds up to 115.2 Kbits/sec with BIOS support. The port can be assigned as COM1 (3F8h), COM2 (2F8h), COM3 (3E8h), or COM4 (2E8h).

#### 7.2.1 Header Design



**Figure 35. Serial-WHQL Debug Connector (Top View)**

**Manufacturer's Part Number: Wieson Electronic 2100C888-045 (or equivalent)**

## 7.2.2 Pin Assignments

**Table 25. Serial-WHQL Debug Connector**

Pin	Signal Name
1	DCD (Data Carrier Detect)
2	DSR (Data Set Ready)
3	SIN # (Serial Data In)
4	RTS (Request to Send)
5	SOUT # (Serial Data Out)
6	CTS (Clear to Send)
7	DTR (Data Terminal Ready)
8	RI (Ring Indicator)
9	Ground


## 7.3 Parallel Port Connectors

Internal parallel port connection consists of:

- A 25-contact motherboard footprint for connection to a rear panel D-sub connector
- A 26 stake-pin connector on the motherboard


### 7.3.1 Rear Panel Connector

#### 7.3.1.1 Connector Design



OM12198

**Figure 36. Motherboard Footprint for the Parallel Port Rear Panel Connector (Bottom View)**



OM12199

**Figure 37. Parallel Port Rear Panel Connector (Outside View)**

**Manufacturer's Part Number: Foxconn DM11351-PR1 (or equivalent)**

### 7.3.1.2 Pin Assignments

**Table 26. Parallel Port Rear Panel Connector (Centronics Standard)**

Pin	Standard Signal Name	ECP Signal Name	EPP Signal Name
1	STROBE#	STROBE#	WRITE#
2	PD0	PD0	PD0
3	PD1	PD1	PD1
4	PD2	PD2	PD2
5	PD3	PD3	PD3
6	PD4	PD4	PD4
7	PD5	PD5	PD5
8	PD6	PD6	PD6
9	PD7	PD7	PD7
10	ACK#	ACK#	INTR
11	BUSY	BUSY#, PERIPHACK	WAIT#
12	PERROR	PE, ACKREVERSE#	PE
13	SELECT	SELECT	SELECT
14	AUDOFD#	AUDOFD#, HOSTACK	DATASTB#
15	FAULT#	FAULT#, PERIPHREQST#	FAULT#
16	INIT#	INIT#, REVERSERQST#	RESET#
17	SLCTIN#	SLCTIN#	ADDRSTB#
18 – 25	GND	GND	GND

## 7.3.2 Stake-Pin Connector

### 7.3.2.1 Pin Assignments

**Table 27. Parallel Port Stake-Pin Connector**

Pin	Standard Signal Name	ECP Signal Name	EPP Signal Name
1	STROBE#	STROBE#	WRITE#
2	AUDOFD#	AUDOFD#, HOSTACK	DATASTB#
3	PD0	PD0	PD0
4	FAULT#	FAULT#, PERIPHREQST#	FAULT#
5	PD1	PD1	PD1
6	INIT#	INIT#, REVERSERQST#	RESET#
7	PD2	PD2	PD2
8	SLCTIN#	SLCTIN#	ADDRSTB#
9	PD3	PD3	PD3
10	GND	GND	GND
11	PD4	PD4	PD4
12	GND	GND	GND
13	PD5	PD5	PD5
14	GND	GND	GND
15	PD6	PD6	PD6
16	GND	GND	GND
17	PD7	PD7	PD7
18	GND	GND	GND
19	ACK#	ACK#	INTR
20	GND	GND	GND
21	BUSY	BUSY#, PERIPHACK	WAIT#
22	GND	GND	GND
23	PERROR	PE, ACKREVERSE#	PE
24	GND	GND	GND
25	SELECT	SELECT	SELECT
26	N.C.	N.C.	N.C.

# 8 Internal Legacy-Free Connectors (Reference)

---

## What This Chapter Contains

8.1 Introduction .....	67
8.2 LPC (Low Pin Count) Debug Connector .....	67

### 8.1 Introduction

This chapter contains feature descriptions of the signals assigned to the internal connectors found on legacy-free and legacy-reduced PC's. This chapter also contains electrical connection information.

### 8.2 LPC (Low Pin Count) Debug Connector

The PC-AT serial COM port has been used previously by low level debuggers (such as operating system kernel debuggers) as the connection point between the PC under test and the debugger console. Since the PC-AT serial COM port is no longer a feature on legacy-free and legacy-reduced PCs, an LPC debug connector has been introduced for inclusion on main boards to provide the debug interface.

#### 8.2.1 Usage Model

Two types of debug connectors are considered here: the standard Debug Connector (16 pins) and the Debug Connector with Legacy Extension (20 pins).

The 16-pin Debug Connector is intended for systems that will run a legacy-free operating system. It consists of the minimum LPC bus signals, an I2C bus, a mechanical key, power, and ground.

The 20-pin Debug Connector with Legacy Extension is intended for use with both legacy and legacy-free operating systems. It adds the 8042 controller legacy signals (RC# and A20GATE) and a serial interrupt line which is used to route IRQ1 and IRQ12 to the main board. Power is required as follows:

- 5 VDC and 3.3 VDC
- 3.3 VDC (required for the LPC interface and for the serial EEPROM)
- 5 VDC (required for the RS-232C drivers and receivers on the module)

The power pins should be de-coupled with capacitors on both the module and the main board. De-coupling should take place at their respective connectors pins, to provide an AC signal return path for the signals in the connecting cable.

The main board connector is a non-shrouded pin header. The main board connector uses a missing pin at the position labeled KEYWAY to guarantee proper module cable alignment. The receptacle connector on the module cable should have the KEYWAY location plugged to guarantee correct installation.

## 8.2.2 Features

The following criteria were used to design the LPC debug module of which the LPC debug connector (described here) is a part. The LPC debug module is to:

- Be available on all production hardware which does not include the PC-AT serial COM port
- Use standard interfaces to connect the debug console to the PC under test
- Use a no-silicon design for quick industry enabling
- Not limit the hardware configurations of the PC system under test
- Minimize the processor and memory overhead of the debug data stream of the PC under test
- Be a private resource for the operating system
- Be easily discovered and enumerated by the operating system
- Support one full duplex 57,600 bits per second serial data pipe (minimum)

The module consists of a serial communications port, implemented with a standard 16550 UART register interface. The serial communications port registers are not allowed to appear at a legacy COM port I/O addresses, and should be reported to the operating system using a new ACPI table.

To minimize the impact to the main board, the module interface is placed on the Intel<sup>®</sup> Low Pin Controller (LPC) interface. Since no LPC 16550 UART is available commercially, an LPC Super I/O device (SIO) should be used to implement the module.

The LPC SIO used should have the following attributes:

- Its registers should be plug and play compatible
- All legacy controllers (including the 8042) and interfaces in the SIO should be hardware disabled following a PCI reset.

An I2C serial EEPROM is provided on the module to provide the BIOS with the information used to configure the COM port in the SIO. This information and method is detailed in the BIOS requirements section of the *Intel<sup>®</sup> LPC Debug Module Requirements Specification (v1.0)*.

Using the serial EEPROM to specify the programming method allows any SIO that meets the above requirements to be used on the debug module. The serial EEPROM can be assigned the I2C addresses: 1010111xb – 1010100xb by the main board. Since only eight, I2C serial EEPROM devices can occupy one SMBUS segment, system designers should insure there is no conflict between the I2C address assigned to the debug module and other Serial EPROM devices in the system.

The serial EEPROM device should be capable of being written for field upgrade support. A jumper on the module for write-enable control is an acceptable way to implement this requirement.

The debug module is defined in such a way that it supports two operating environments:

- Operation with a legacy-free operating system
- Operation with a legacy operating system

Operation with a legacy-free operating system is the intended mode of operation of the Debug module.

Operation with a legacy operating system may be required to support legacy-free early design validation and manufacturing test flows. Two connector sizes are therefore recommended for the module interface. The smaller connector only supports the debug port function. The larger

connector supports the signals needed to have full 8042 controller support: RC#, A20GATE, and SERIRQ.



## NOTE

*Legacy operation should only be enabled for operation with a legacy operating system. This means a BIOS setup option needs to be supported which turns legacy mode on and off. In legacy operation mode, a PS/2\* Keyboard and mouse would need to be attached to the debug module since a legacy-free BIOS is not required to provide USB legacy keyboard emulation. In addition, when operating the module in legacy mode, the COM port should be programmed by the BIOS to operate as COM1.*

A null modem cable is required to connect the debug module to the serial port on another PC. The debug module uses a DB9-male connector that is wired in the standard way for a PC serial COM port.

## 8.2.3 Header Design

### 8.2.3.1 Module to Motherboard Mechanical Interface

The only mechanical connection between the debug module and the main board is the LPC debug connector. No mechanical guides or retention hardware are required.

### 8.2.3.2 LPC Debug Connector


The LPC debug connector for desktop systems is a vertical 0.1 inches x 0.1 inches stake-pin header with 16 or 20 pins. Pin 4 is voided to allow keying with the mating cable. The pins are 0.025-inch square posts or a round post with equivalent dimensioning as shown in Table 28.

**Table 28. LPC Debug Connector Features**

Connector	Header Parameter "A" (inches)	Number of Circuits	Manufacturer's Part Number <sup>Note</sup>
Debug	0.70	16	N/A
Legacy Extension	0.90	20	Molex 0870892016


Note: Or equivalent

The LPC debug connector's physical dimensions are specified in Figure 38.



**Figure 38. LPC Debug Connector Dimensions**

The LPC debug connector’s hole pattern is shown in Figure 39.



**Figure 39. LPC Debug Connector Hole Layout**

A physical keep-out around the LPC debug connector should be observed. The keep-out zone is 0.160 inches from the end of the connector hole pattern and 0.080 inches from the side of the connector, measured from the center of any pin. The keep-out is used to allow the cable connector to be attached without interference from adjacent components. The keep-out is shown in Figure 40.




Figure 40. LPC Debug Connector Keep-Out Zone

## 8.2.4 Pin Assignments

The LPC debug connector's numbering scheme is specified in Figure 41.

Debug (Only)	Debug with Legacy Extension
1 ○ ○ 2	1 ○ ○ 2
3 ○ 4	3 ○ 4
5 ○ ○ 6	5 ○ ○ 6
7 ○ ○ 8	7 ○ ○ 8
9 ○ ○ 10	9 ○ ○ 10
11 ○ ○ 12	11 ○ ○ 12
13 ○ ○ 14	13 ○ ○ 14
15 ○ ○ 16	15 ○ ○ 16
	17 ○ ○ 18
	19 ○ ○ 20

Top View: Mating View of Connector

Figure 41. LPC Debug Connector Pin Numbering

## 8.2.5 LPC Debug Connector Pin Assignments

The pin assignments for the LPC debug connector, and LPC debug connector with legacy extension are shown in Table 29.

**Table 29. LPC Debug Connector Pin Assignment**

Pin	Signal	Pin	Signal	Notes	
1	LCLK	2	VSS	Debug (Only)	
3	LFRAME#	4	KEYWAY		
5	LRST#	6	VCC5		
7	LAD3#	8	LAD2#		
9	VCC3	10	LAD1#		
11	LAD0#	12	VSS		
13	SCL	14	SDA		
15	SPDA1	16	SPDA0		
17	VSS	18	SERIRQ		Legacy Extension
19	RC#	20	A20GATE		